Inferno C++ to Verilog 1.0

Inferno-cpp2v in Education \ Science

Inferno C++ to Verilog 1.0

Convert C++ software programs into synthesisable Verilog using the Clang compiler frontend to parse and SystemC for intermediates. Inferno C++ to Verilog 1.0 License - BSD License

Related Software

Central Silicon 1.0 Centralsilicon  Misc. Dev. Tools

Experimental ESL Compiler from C to Verilog Central Silicon 1.0 License - GNU General Public License (GPL)

ACM code generator 1.0 Acmgen  Misc. Dev. Tools

ACMgen is an automatic code generator of Asynchronous Communications Mechanisms based on the generation of Petri nets models that can be formally verified against some properties and then transformed into a real implementation (e.g. C++ or Verilog). ACM code generator 1.0 License - GNU General...

Logic Circuit Simulation in C++ 0.0.59  Parenting Tools

libLCS is a hardware description library in C++ aiming to be as powerfull and easy as the Verilog HDL. It currently supports logic gates, flipflops, clock, and facilitates delays, continuous assignments and variable value dumping into VCD files.

Verilog Construction Toolkit 0.0.2  Science

The Verilog Construction Toolkit is a C++ library which provides the ability to read in, create and or modify verilog cell-based structural netlists.

Scheme-C-Verilog-Unlambda-NAND-Gates 1.0 S-c-v-unlambda  Science

What would verilog code translated to unlambda look like? This question has puzzled me for a long time and I've decided to do a unlambda backend to my c->verilog compiler. Come to think of it, why stop at unlambda? I will go all the way to NAND gates. Scheme-C-Verilog-Unlambda-NAND-Gates...

CDL cycle language, compiler, simulator 1.0.18  Science

Language, compiler and simulator for CDL cycle description language Platforms: OSX, Linux, Cygwin CDL is a C-like language for hardware description; simulator generates C++ models and synthesizable verilog. Includes C++ cycle simulation engine.

FPGA C Compiler 1.0.beta.2  Science

FpgaC compiles a subset of the C language to net lists which can be imported into an FPGA vendors tool chains. C provides an excellent alternative to VHDL/Verilog for algorithmic expression of FPGA reconfigurable computing tasks. More info in wiki.

Reed-Solomon Core Compiler 0.7  Science

RSTK is a C language program that generates Reed-Solomon HDL source code modules that can be compiled and synthesized using standard VHDL or Verilog compilers and synthesis tools.

Verilog2C++ 1.0  Science

Verilog2C++: A translater from Verilog to C++

V2000 Project 1.0  Science

Mixed Analog/Digital Simulator framework - parser and elaborator for Verilog and Verilog-AMS, and an extended C++ (ParC - to be used as the simulation engine. V2000 Project 1.0 License - GNU Library or Lesser General Public License (LGPL)